oxide TFTs with both an ultralow operating voltage and excellent electrical performances. Hence, to date, the supply voltages of the reported oxide-TFT-based circuits are generally ≥ 5 V [4] [5] [6] [7] .
Due to the difficulties in accomplishing high performance p-type operation in oxide TFTs, especially under an ultralow operating voltage, most oxide-TFT-based logic circuits have been implemented with only n-type oxide TFTs. Two types of inverters can be designed based on n-type TFTs; enhancementmode load and depletion-mode load inverters. Depletion-mode load inverters are preferable owing to their higher voltage gain and larger output voltage swing than enhancement-mode ones [8] . To realize an IGZO-based depletion-mode inverter, TFTs with different threshold voltages are required. Several techniques can be used to achieve different threshold voltages for two TFTs in one inverter, such as by varying the channel thickness [9] , and by treating the top surface with different methods [7] , [10] . However, increase of channel layer thickness may result in worsening of subthreshold swing, and different treatments for the top surface might complicate the deposition and potentially damage the channel layer underneath.
The threshold voltage difference can also be created using gate dielectrics with different thicknesses for the load and drive TFTs. However, this typically requires vacuum-based methods, such as sputtering and atomic-layer deposition (ALD), including a break of vacuum and an additional step of patterning, which is not cost-friendly and inefficient. Alternatively, one can use anodization, which is a solution-processed, vacuumfree method that can deposit conformal, reliable, ultra-thin oxide layers at room temperature in a very short time [11] . Recently, one-volt IGZO TFTs have been demonstrated using anodized, ultra-thin Al x O y as gate dielectrics [11] , [12] . With the anodization method, the thickness of the gate oxide layer can be controlled by varying the anodization voltage on the same substrate, enabling creation of inverters based on solution-based processes.
Unlike our previous publications on individual TFTs, we here report full-swing inverters that are capable of operating at low voltages (1 and 0.8 V). Different threshold voltages for the load and drive TFTs were achieved through the modification of anodization voltages on the same substrate. The excellent electrical properties of both the load and drive TFTs ensure a voltage gain of up to 34 with very high noise margins. Such a simple and efficient method might have potential applications in future low-cost, low-power electronics.
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See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. II. EXPERIMENTAL PROCEDURES Figs. 1(a) and (b) show schematic diagrams of an IGZO inverter circuit. First, a 200 nm thick layer of Al was thermally evaporated onto a glass substrate through a shadow mask as the gate electrode. Then, the Al gate lines were immersed into a 1 mM citric acid solution to be anodized at 2.3 V, followed by rinsing with IPA and careful drying using a N 2 jet. After that, the gate lines on the bottom half of the substrate were re-immersed into the same solution to be anodized at 3.84 V, followed by the same drying process. With an anodization ratio of 1.3 nm/V for Al [13] , approximately 3 and 5 nm thick Al x O y films were formed on the top and bottom halves of the substrate respectively. The gate lines were then wet etched to break the connection between top and bottom sections.
To fabricate the TFTs, a 30 nm thick IGZO layer was sputtered on top of the Al x O y using RF magnetron sputtering with a power of 50 W in a pure argon atmosphere. Similar to as is generally reported in the literature, the IGZO film is amorphous [1] , [14] , [15] . Then 200 nm thick Al source/drain electrodes were thermally evaporated. Both layers were patterned using shadow masks, and the channel width and length were 2 mm and 60 μm, respectively. A distance of 3.6 mm was kept between the top and bottom transistors. Finally, a 200 nm thick PMMA layer was spin-coated and baked in N 2 at 90 • C for 30 minutes to form the top encapsulation layer. The electrical performance of the devices was measured in dark at room temperature using an Agilent E5270B semiconductor analyzer and an Agilent E4980A LCR meter. The inverters were measured by connecting the drive and load TFTs externally. The schematic circuit diagram of the inverter is shown in Fig. 1(c) .
III. RESULTS AND DISCUSSIONS
The gate capacitances of the 2.3 and 3.84 V anodized Al x O y were measured using an Al/anodized Al x O y /Al structure and found to be ∼ 1000 and ∼ 775 nF/cm 2 , respectively.
Figs. 2(a) and (b) show the output characteristics of the IGZO TFTs gated with 2.3 V (TFT1) and 3.84 V (TFT2) anodized Al x O y . Both devices work in n-type mode with linear, pinch-off and saturation regimes clearly seen, suggesting a good Ohmic contact between IGZO and Al source/drain electrodes. Similar to Fig. 2(b) , the drop of drain current, I D , in the output characteristics is often observed in the literature [16] [17] [18] , and is commonly explained by the charge trapping in the semiconductor channel material itself [16] and/or at the interface of the dielectric/channel materials [17] . The trapping time may be quite long, and as the drain voltage increases in the measurement, more and more electrons are trapped with time, resulting in an increased downturn in the obtained I D .
The corresponding transfer characteristics of TFT1 and TFT2 at different drain voltages are shown in Figs. 2(c) and (d) . Both devices exhibit a high current on/off ratio > 10 6 at both V D = 1 V (saturation regime) and V D = 0.1 V (linear regime). A lower gate leakage current, I G , is found for TFT2, which is due to the slightly thicker Al x O y formed through anodization (approximately 3 and 5 nm thick Al x O y films for TFT1 and TFT2, respectively). The subthreshold swing, SS, is found to be 82 and 87 mV/dec for TFT1 and TFT2, respectively, both of which are fairly close to the theoretical limit of SS at 300 K [19] , demonstrating the large gate capacitances of both TFTs. The turn-on voltage, V ON , is −0.2 V for TFT1 and 0.2 V for TFT2. The threshold voltage difference between TFT1 and TFT2 is found to be ∼ 0.4 V. The linear mobility, μ lin , and saturation mobility, μ sat , are 6.6 and 6.1 cm 2 /Vs for TFT1, and 5.4 and 5 cm 2 /Vs for TFT2. The electrical properties of both devices are comparable to or even better than most of the low-voltage IGZO TFTs reported previously [11] , [20] [21] [22] [23] , demonstrating the potential for thin-film-based circuits with low-voltage operations.
Voltage transfer characteristics of the inverter are shown in Fig. 3(a) . For both supply voltages, output voltage at lowstates, V OL , is always 0 V and output voltage at high-states, V OH , is always the same as the supply voltage, V DD , suggesting that this is a full swing inverter. The input high voltage (V IH ) As shown in Fig. 2 (c) , the bias current given by the depletion load (I D of TFT1 at V G = 0 V) matches the current of the drive transistor (TFT2) at V G ≈ 0.5 V. Therefore, it is expected that the peak gain occurs at a V IN of around 0.5 V, which is in agreement with the results shown in Fig. 3(b) . Fig. 3 (b) also shows that high voltage gains of 26 and 34 are achieved at V DD = 0.8 and 1 V respectively, even if the load and drive TFTs have the same channel width to length ratio. These voltage gains are comparable to or even surpass the values reported previously in n-type oxide-TFT-based inverters under similar supply voltages (Table I ). The electrical performance of the inverter might be further optimized by modifying the width to length ratio of the load and drive TFTs [24] .
A comparison with previously reported n-type oxide-TFTbased, low-voltage inverters is shown in Table I . Clearly, all the key parameters of our devices are among the best to date. Fig. 4 shows a comparison between the inverters loaded by TFT1 (Inverter 1) and inverters loaded by a 100 M resistor (Inverter 2). Although both types of inverters show full voltage swings, the comparisons in terms of voltage gains, transition widths and noise margins clearly show that the proposed depletion-load inverters exhibit significant advantages over resistor-load inverters. For example, the resistor-load inverter shows a gain of 16.5, less than half of the gain of the TFT-load inverter.
To investigate the long-term stability of the inverter, the devices were measured again after storing in air for 90 days. The superb air stability of the anodized Al x O y /IGZO TFTs allows the fabricated inverters to exhibit very small changes of voltage swing, voltage gain, transition width and switching threshold voltage after storage, as can be seen in Fig. 5 . For instance, the gain even slightly increases by 7%, and the switching threshold voltage changes only by 3%.
IV. CONCLUSION In conclusion, high-performance, full-swing IGZO inverters have been demonstrated to be capable of operating at a very low voltage. The threshold voltage difference for the load and drive IGZO TFTs was achieved by simply varying the anodization voltages for the Al x O y gate dielectrics on different parts of the substrate. The inverters show a voltage gain of up to 34 and a noise margin close to the ideal value at a low supply voltage of 1 V. The stability of the inverters over 90 days in ambient air was studied and the advantages over a resistor-load inverter were also demonstrated. Such a method might have potential applications in future low-cost, low-power electronics.
